

Bolt Schematic

Whiskey Lake

2018/12/13

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

TypeC: CCG4

TypeC_5V_OUT: provide external device power 5V

TypeC_PWR_IN: Provide system power via typeC connector.

8111H:Reltek LAN RTL811H

81106E:Reltek LAN RTL8106E

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

BOLT WHL

Rev


A00

Date: Thursday, December 27, 2018

Sheet 1 of 105

Project Code : 4PD0G7010001
PCB P/N : 18763
Revision : SD

Bolt WHL Block Diagram




| CHARGER | | 44 |
|---------------------|--|--|
| ISL88739 | | |
| INPUTS | | OUTPUTS |
| AD+ | | DCBATOUT |
| BT+ | | |
| SYSTEM DC/DC | | 45 |
| TPS51225RUKR-GP | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | 303V_PWR 303V_S5 5V_PWR 5V_S5 |
| CPU Core Power | | 46~50 |
| NCP81208MNTXG | | |
| NCP81382MNTXG x 2 | | |
| NCP81382MNTXG (23e) | | |
| NCP81253MNTBG | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | VCC_CORE |
| DCBATOUT | | +VCCGT |
| DCBATOUT | | +VCCGT (23e) |
| DCBATOUT | | +VCCSA |
| DDR4 SUS | | 51 |
| RT8231AGW-GP | | |
| API5930KAI-TRG | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | 102V_S3 102V_S0 205V_S3 |
| CPU VCCPRIM_CORE 1V | | 11 |
| | | |
| INPUTS | | OUTPUTS |
| 100V_S5 | | +VCCPRIM_CORE |
| CPU DCDC-V1D00A | | 53 |
| A022262QI-10-GP-U | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | 100V_S5 |
| LDO-V1D8V | | 54 |
| APL5930KAI-TRG | | |
| INPUTS | | OUTPUTS |
| 303V_S5 | | 108V_S5 |
| 5V/3V S0 | | 40 |
| TPS22966DFUR-GP | | |
| INPUTS | | OUTPUTS |
| 5V_S5 303V_S5 | | 5V_S0 303V_S0 |
| EOP10/EDRAM (23e) | | 40 |
| TPS22961DNYT | | |
| INPUTS | | OUTPUTS |
| 100V_S5 100V_S5 | | +V_EDRAM_VR +V_EOP10_VR |
| 3D3V VGA | | 86 |
| A03419L | | |
| INPUTS | | OUTPUTS |
| 303V_S0 | | 303V_VGA_S0 |
| VGA CORE | | 85 |
| ISL6271HRTZ-GP-U | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | VGA_CORE |
| 1D5V VGA S0 | | 86 |
| Y8288RAC-GP | | |
| INPUTS | | OUTPUTS |
| DCBATOUT | | 1D5V_VGA_S0 |

Main FUNC = CPU

24 PECL_CPU
24,44,46 PROCHOT#_CPU
55 TOUCH_PANEL_INTR#
24,65 TP_WAKE_KBC#
55 TOUCH_PANEL_PDR
17 H_CPUPWRGD

55 CAM_EN

89 PCH_JTAG_TCK



(#575412) PROCHOT# Routing Guidelines





Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)

| Segment | Tline Type | Reference | Via Count | Max Length, mm | | Max Length, Mils | |
|-------------------------------|------------|-----------|-----------|---|-------|------------------|---------|
| | | | | Segment | Total | Segment | Total |
| M1 | MS/SL/DSL | VSS | 2 | 38 | 305 | 1496.06 | 12007.9 |
| M2 | MS/SL/DSL | VSS | 2 | 279 | | 10984.3 | |
| M3 | MS/SL/DSL | VSS | 1 | 76 | | 2992.13 | |
| M4 | MS/SL/DSL | VSS | 1 | 76 | | 2992.13 | |
| M5 | MS/SL/DSL | VSS | 1 | 76 | | 2992.13 | |
| M6 | MS/SL/DSL | VSS | 1 | 76 | | 2992.13 | |
| M7 | MS/SL/DSL | VSS | 1 | 76 | | 2992.13 | |
| M8 | MS/SL/DSL | VSS | 1 | 8 | | 341.96 | |
| M9 | MS/SL/DSL | VSS | 2 | 254 | 254 | 10000 | 10000 |
| Topology Guidelines | | | | | | | |
| Platform resistors values | | | | Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinvo=75-200Ω | | | |
| Platform resistors tolerances | | | | ± 5% | | | |


BOLT L 0823

Main FUNC = CPU



HDMI 1.4B



TO DP MUX



EDP



5.2.7 Compensation Signal Routing Guidelines

| Signal | Trace | Termination | Resistor Value | Max Length |
|-----------|-------|-------------|----------------|------------|
| 400_02000 | 1.0cm | 50ohm | 330 0.1% 100m | 100m |

5.2.8 eDP* Disabling and Termination Guidelines

| Signal | Trace | Termination | Resistor Value | Max Length |
|-----------|-------|-------------|----------------|------------|
| 400_02000 | 1.0cm | 50ohm | 330 0.1% 100m | 100m |
| 400_02000 | 1.0cm | 50ohm | 330 0.1% 100m | 100m |
| 400_02000 | 1.0cm | 50ohm | 330 0.1% 100m | 100m |
| 400_02000 | 1.0cm | 50ohm | 330 0.1% 100m | 100m |

(#543016) DDI Disabling and Termination Guidelines

| Port | Strap | Enable Port | Disable Port |
|--------|---------------|-------------------------------------|--------------|
| Port 1 | DDPB_CTRLDATA | PU to 3.3 V with 2.2-k ±5% resistor | NC |
| Port 2 | DDPC_CTRLDATA | PU to 3.3 V with 2.2-k ±5% resistor | NC |



Table 9-1. Pin Straps (Sheet 3 of 4)

#566439

| Signal | Usage | When Sampled | Comment |
|--|------------------------------------|--------------------------|--|
| SPI0_I03 | Reserved | Rising edge of RSMRST# | External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling. |
| HDA_SDO / I2SD_TXD | Flash Descriptor Security Override | Rising edge of PCH_PWROK | This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well. |
| GPP_E19 / DDPB_CTRLDATA / CNV_BT_IF_SELECT | Display Port B Detected | Rising edge of PCH_PWROK | This signal has a weak internal Pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well. |
| GPP_E21 / DDPB_CTRLDATA | Display Port C Detected | Rising edge of PCH_PWROK | This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well. |
| GPP_E23 / DDPB_CTRLDATA | Display Port D Detected | Rising edge of PCH_PWROK | This signal has a weak internal pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well. |
| GPP_H17 | Reserved | Rising edge of PCH_PWROK | This signal has a weak internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well. |
| GPP_H21 | XTAL Frequency Select | Rising edge of RSMRST# | This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz (PLL1) is not supported on the PCH. 0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well. |
| GPP_F6 / CNV_RST_DT | M.2 CNV Mode Select | Rising edge of RSMRST# | An external pull-up or pull-down is required. 0 = Integrated CNV1 enable. 1 = Integrated CNV1 disable. |

HDMI 1.4B


TO DP MUX



Pin Straps (Sheet 4 of 4)

#566439

| Signal | Usage | When Sampled | Comment |
|------------|-------------------------|--|--|
| INPUT3VSEL | 3.0V Select | Input pin must always be driven to a valid logic level | External pull-up or pull-down is required 0 = 3.3V supply is 3.3V +/- 5% 1 = 3.3V supply is 3.0V +/- 5% Notes: This strap should only be used for specific targeted 1S battery systems. |
| GPP_H23 | eSPI Flash Sharing Mode | Rising edge of RSMRST# | External pull-up is required. Recommend 100K. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling. This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default) 1 = Slave Attached Flash Sharing (SAFS) enabled. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well. Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled) |



BOLT L 0823

Wistron Corporation
3/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File
CPU_(JTAG/CPU SIDE BAND)

Size
Custom





Document Number
RogueOne 13"

Rev
A00


Date: Thursday, December 27, 2018 Sheet 4 of 106

Main FUNC = CPU

DDR4 ball type: Non-Interleaved Type




WHL U DDR4 SODIMM T3/8L Signals Topologies



Note: DRAM_RST C1 capacitor should not be installed

| RCOMP (0/1/2) | M | US/SL | 500 | | | 15 | 20 | 25 | CFL-U43e/ WHL-U42: 121/80.6/ 100 |
|---------------|-----|-------|---------|------|----|-----|----|----|--|
| Reset | BO1 | US | 500 | 8000 | | 3 | | 6 | R1=470 [5%] R2=0 C1=0.1uF (no stuff) |
| | BO2 | SL | 800-BO1 | | 50 | 3.5 | | 12 | |
| | M | SL | | | | 4 | | 20 | |
| | BI | US | | | | 4 | | 20 | |

Figure 4-1. WHL U DDR4 SODIMM VREF-CA Overview



Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.

Main FUNC = CPU




Figure 3-1. RCOMP Recommendation for WHL U42 and CFL U43e - Part 1


| | LP3 DDR_RCOMP | DDR4 SODIMM DDR_RCOMP | DDR5_RCOMP | CFG_RCOMP | PCIE_RCOMP_P/N | USB2_COMP |
|-------------------|---|---|----------------------|--------------------|-------------------------|-------------------|
| Board Rterm (ohm) | DDR_RCOMP[0]: 2000 ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 162Ω ±1% on pkg to VSS | DDR_RCOMP[0]: 121Ω ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 100Ω ±1% on pkg to VSS | 24.9Ω +/-1% to VCCIO | 49.9Ω +/-1% to GND | 100Ω +/-1% Differential | 113Ω +/-1% to GND |
| Board Rdc (ohm) | n/a | n/a | <0.2 | <0.5 | <0.1 | <0.5 |
| DDR | X | X | | | | |
| HDMI | | | X | | | |
| DP | | | X | | | |
| eDP | | | X | | | |
| CFG | | | | X | | |
| PCIe | | | | | X | |
| USB2 | | | | | | X |

```

46 VDDCORE_SENSE <<< <<<
46 VSSCORE_SENSE <<< <<<

46 SVD_DATA_CPU <<< <<<
46 SVD_CLK_CPU <<< <<<
46 SVD_ALERT0_CPU <<< <<<

```



Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.





Figure 7-19. Routing Illustration for SVID Topology #575412





Figure above demonstrates Routing Illustration for SVID Topology, each trace from CPU to VR represents 3 signals: VIDSOUT, VIDSCK, VIDSALERT#.

| | |
|--|--|
| To Vn represents 5 signals: VIDS00?, VIDS0K, VIDSALERT#. | |
| SVID Signals | VIDSOUT, VIDSCK, VIDSALERT# |
| VIDSOUT platform resistors | Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω |
| VIDSCK platform resistors | Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω |
| VIDSALERT# platform resistors | Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω |
| Platform resistors tolerances | ± 5% |
| Route ordering | When routing at minimum spacing route Alert between Data and Clock |

12-3. Example of Processor Vcc_SENSE/Vss_SENSE Package Sensing



Package Sensing Recommendations

| Power Rail Sense Line | R1, R2 | Trace Impedance | Trace Length Match |
|--|--------|-----------------|--------------------|
| Vcc Sense / Vss Sense | 100Ω | 50Ω | <25 mils |
| Vcc _{GT} Sense / Vss _{GT} Sense | | | |
| Vcc _{SA} Sense / Vss _{SA} Sense | | NA | |
| Vcc _{IO} Sense / Vss _{IO} Sense ^[1] | | | |

Note:



- Note:**
1. Does not apply when rails are merged.

To minimize any stray noise pickup to the Vcc_SENSE/ Vss_SENSE lines

- Sense traces should be referenced to a solid ground plane
- Avoid crossing over plane splits
- Maintain 25-mil separation distance away from any other dynamic signals

- R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to V_{CC}_SENSE/V_{SS}_SENSE line resistance.

Main FUNC = CPU



| Design Target | CPU support | GP | Stiffing options for compatibility | Incremental VR BOM vs KBL | Incremental board area vs. KBL |
|---|-------------|----|--|---|--------------------------------|
| Cost optimized entry design (C13 SMO-ICP) | CNL only | | None | No increase expected for CNL vs. KBL U22 | ~0mm² vs. KBL U22 |
| Premium design (C17-C13) | WHL only | | None | Load line change anticipated to drive incremental cost vs. KBL R | TBD |
| Scalable mainstream design (C17-ICP) | WHL and CNL | | Jumpers vary by SKU: 3 if WHL 1 if CNL | Load line change on WHL anticipated to drive incremental cost vs. KBL R No increase expected for CNL vs. KBL U22 | TBD |

| Pin Number | CFL-U43E | WHL ES1 Netname | WHL ES2 Netname |
|------------|----------|-----------------|-----------------|
| AA9 | VCCGT | VCCGT | VCCCORE |
| AB10 | VCCGT | VCCGT | VCCCORE |
| AB2 | VCCGT | VCCGT | VCCCORE |
| AB8 | VCCGT | VCCGT | VCCCORE |
| AB9 | VCCGT | VCCGT | VCCCORE |
| AC8 | VCCGT | VCCGT | VCCCORE |
| AD9 | VCCGT | VCCGT | VCCCORE |
| AE10 | VCCGT | VCCGT | VCCCORE |
| AE8 | VCCGT | VCCGT | VCCCORE |
| AE9 | VCCGT | VCCGT | VCCCORE |
| AF10 | VCCGT | VCCGT | VCCCORE |
| AF2 | VCCGT | VCCGT | VCCCORE |
| AF8 | VCCGT | VCCGT | VCCCORE |
| AG8 | VCCGT | VCCGT | VCCCORE |
| AG9 | VCCGT | VCCGT | VCCCORE |
| AH9 | VCCGT | VCCGT | VCCCORE |
| AJ10 | VCCGT | VCCGT | VCCCORE |
| AJ8 | VCCGT | VCCGT | VCCCORE |
| AK2 | VCCGT | VCCGT | VCCCORE |
| AK9 | VCCGT | VCCGT | VCCCORE |
| AL10 | VCCGT | VCCGT | VCCCORE |
| AL8 | VCCGT | VCCGT | VCCCORE |
| AL9 | VCCGT | VCCGT | VCCCORE |
| AM8 | VCCGT | VCCGT | VCCCORE |
| V2 | VCCGT | VCCGT | VCCCORE |
| Y10 | VCCGT | VCCGT | VCCCORE |
| Y8 | VCCGT | VCCGT | VCCCORE |

Main Func = CPU

(Blanking)

(Blanking)

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

| |
|-----------------|
| Document Number |
|-----------------|

BOLT WHL

Rev


A00

Date: Thursday, December 27, 2018

Sheet 9 of 106


1V_CPU_CORE

22U 0603 x 39 (3DY)




VCCGT

22U 0603 x 35 (3 DY)



VCCSA

22U 0603 x 8 (3DY)



KBL-R U42 Bulk Decoupling Example


| Bulk Decoupling Locations | Example | Notes |
|---------------------------------------|--|---|
| Vcc Power Plane at VR output | 2x 220 uF (@4.5mO ESR) 1x 220 uF (@4.5mO ESR) | Placed at primary side near to VR output Placed at backside side near to VR output |
| VCCGT Power Plane at VR output | 2x 220 uF (@4.5mO ESR) | Placed at primary side near to VR output |
| VDDQ Power Plane at VR output | 2x 47 uF 0805 | Placed at primary side near to VR output |
| VCCIO Power Plane at VR output | 2x 47 uF 0805 | Placed at primary side near to VR output |
| VCCSA Power Plane at VR output | 2x 47 uF 0805 | Placed at primary side near to VR output |
| VCCPLL Power Plane at V1P0A VR output | 1x 0.1uF 0402 | Placed at primary side near to VR output |

Notes:
1. These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
2. Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

KBL-R U42 Decoupling Requirements (Sheet 1 of 2)

| Domain | Backside cap | Primary side cap | Placement guideline |
|-----------|-----------------------|------------------|--|
| Vcc | 7x 10 uF 0402 | | Place on secondary side, underneath the package |
| | 26x 1 uF 0402 or 0201 | | Refer to diagram in Note 3 below for placement recommendation of 0201 caps |
| | | 9x 22 uF 0603 | Place as close to the package as possible |
| VCCGT | 12x 10 uF 0402 | | Place on secondary side, underneath the package |
| | 14x 1 uF 0402 or 0201 | | |
| | | 7x 22 uF 0603 | Place as close to the package as possible |
| VCCSA | 7x 10 uF 0402 | | Place on secondary side, underneath the package |
| | 7x 1 uF 0402 or 0201 | | |
| | | 6x 10 uF 0402 | Place as close to the package as possible |
| VCCIO | | 4x 1 uF 0402 | Place as close to the package as possible |
| VDDQ | | 4x 10 uF 0402 | Place as close to the package as possible |
| VDDQ | | 3 x 22 uF 0603 | Place as close to the package as possible |
| VDDQ | | 1 x 10 uF 0402 | Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQ pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 48-3. The 0402 cap to VDDQ BGA routing should not exceed 48mm (RdC). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required. |
| VCCPLL | | 1x 1 uF 0402 | Place as close to the package as possible. |
| VCCPLL_OC | | 1x 1 uF 0201 | Do not route VCCPLL, VCCPLL_OC, VCCGT closest adjacent layer over any power net other than ground. |
| VCCGT | | 1x 1 uF 0402 | For VccST: Refer to Figure 48-2 for additional routing details for VccST & VccSTG. |


KBL-R U42 Decoupling Requirements (Sheet 2 of 2)



BOLT 0823

Main FUNC = CPU


PCH DERIVED RAILS UNSLICED GT VCCIO



Layout Note:

1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_(Power CAP2)

Size

A3

Document Number

RogueOne 13"

Rev

A00

Date:

Thursday, December 27, 2018

Sheet


11


of

106

Main Func
= MEMORY

- M_A_DQS_DN0 M_A_DQS_DN1 M_A_DQS_DN2 M_A_DQS_DN3 M_A_DQS_DN4 M_A_DQS_DN5 M_A_DQS_DN6 M_A_DQS_DN7 M_A_DQS_DP0 M_A_DQS_DP1 M_A_DQS_DP2 M_A_DQS_DP3 M_A_DQS_DP4 M_A_DQS_DP5 M_A_DQS_DP6 M_A_DQS_DP7
- M_A_A0 5 M_A_A1 5 M_A_A2 5 M_A_A3 5 M_A_A4 5 M_A_A5 5 M_A_A6 5 M_A_A7 5 M_A_A8 5 M_A_A9 5 M_A_A10 5 M_A_A11 5 M_A_A12 5 M_A_A13 5 M_A_A14 5 M_A_A15 5 M_A_A16 5
- M_A_DQ0 5 M_A_DQ1 5 M_A_DQ2 5 M_A_DQ3 5 M_A_DQ4 5 M_A_DQ5 5 M_A_DQ6 5 M_A_DQ7 5 M_A_DQ8 5 M_A_DQ9 5 M_A_DQ10 5 M_A_DQ11 5 M_A_DQ12 5 M_A_DQ13 5 M_A_DQ14 5 M_A_DQ15 5 M_A_DQ16 5 M_A_DQ17 5 M_A_DQ18 5 M_A_DQ19 5 M_A_DQ20 5 M_A_DQ21 5 M_A_DQ22 5 M_A_DQ23 5 M_A_DQ24 5 M_A_DQ25 5 M_A_DQ26 5 M_A_DQ27 5 M_A_DQ28 5 M_A_DQ29 5 M_A_DQ30 5 M_A_DQ31 5 M_A_DQ32 5 M_A_DQ33 5 M_A_DQ34 5 M_A_DQ35 5 M_A_DQ36 5 M_A_DQ37 5 M_A_DQ38 5 M_A_DQ39 5 M_A_DQ40 5 M_A_DQ41 5 M_A_DQ42 5 M_A_DQ43 5 M_A_DQ44 5 M_A_DQ45 5 M_A_DQ46 5 M_A_DQ47 5 M_A_DQ48 5 M_A_DQ49 5 M_A_DQ50 5 M_A_DQ51 5 M_A_DQ52 5 M_A_DQ53 5 M_A_DQ54 5 M_A_DQ55 5 M_A_DQ56 5 M_A_DQ57 5 M_A_DQ58 5 M_A_DQ59 5 M_A_DQ60 5 M_A_DQ61 5 M_A_DQ62 5 M_A_DQ63 5
- M_A_DIMA_ODT0 5 M_A_DIMA_ODT1 5
- PCH_SMBDATA 13,18,56,70 PCH_SMBCLK 13,18,56,70,90
- DDR4_DRAMRST# 5,13 M_A_ACT_N 5 M_A_ALERT_N 5 M_A_PARITY 5
- M_A_BA0 5 M_A_BA1 5 M_A_BG0 5 M_A_BG1 5
- V_SM_VREF_CNTA 5






(Blanking)





www.teknisi-indonesia.com

BOLT L 0823


| | | | | | |
|---|------------------------------------|--|---|--|-------------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title (Reserved)_SODIMM _SODIMM4 | | | | | |
| Size A4 | Document Number BOLT WHL | | | | Rev A00 |
| Date: Thursday, December 27, 2018 | | | Sheet 14 of 106 | | |

24 SYS_PWROK >>>
 24,26 RESET_OUT# >>>
 24,40 RUNPWROK >>>
 25,40,45 3V_3V_POK >>>
 24,46 PCH_RSMRST# >>>
 40,51,52 SIO_SLP_S# >>>
 40 SIO_SLP_S# >>>
 24,61 AUX_EN_VOCAL# >>>
 24 SIO_PWRST# >>>
 43,44 ACOK_PL# >>>
 26,31,41,62,63,76,81 PLTRST#_CPU >>>
 3 PLCPWRGD >>>
 15 INPUTVSEL >>>











18,24,61 JCK_PCE_WAKER >>>
 24,31 PCE_LAN_WAKER >>>
 24 PCH_WAKER >>>




AOS Power switch, P/N: 074.01334.0093
 Low Rds(on) = 5m Ohm
 Turn on rise time = 10us






www.terkisi-indonesia.com






Page 10 of 10



| eSPI or LPC | Sampled at rising edge of RSMRST# |
|---------------------|---|
| SML0ALERT# / GPP_C5 | This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC. |



| Group | Signal Name | Description |
|-------------------|-------------|--|
| System Management | INTRUDER# | Intruder Detect: This signal can be set to disable system if box detected open. |
| RTC | SRTCRST# | Secondary RTC Reset: This signal resets the manageability register bits in the RTC well when the RTC battery is removed. |
| RTC | RTCRST# | RTC Reset: When asserted, this signal resets register bits in the RTC well. |

| Parameter | Segment | Stack-up | Rule |
|------------------------------|---------|-----------|-------------------|
| Reference Plane | M1, M2 | MS/SL/DSL | Ground |
| Single Ended Trace Impedance | M1, M2 | MS/SL/DSL | Refer Note |
| Max Total Length | M1+M2 | MS/SL/DSL | 1000mils(25.4mm) |
| Resistor (R1) | | | 60 Ohm \pm 1.0% |
| Max Transition Via Count | | | 2 |

Main Func = PCH

KB BL LED

65 KB_LED_BL_DET >>>

EDP DMIC

55 DMIC_PCH_CLK >>>

55 DMIC_PCH_DATA >>>

CNVI

61 BT_PCMOUT_CLKREQ0 <<<

61 BT_PCMFRM_RSTN <<<

CODEC

27 HDA_SYNC_CODEEC <<<

27 HDA_SDOUT_CODEEC <<<

27 HDA_BITCLK_CODEEC <<<

27 HDA_SDIN0_CPU >>>

27 SPKR <<<

DEBUG PORT

68 ME_FWP_R <<<

STRAP

15 HDA_SDOUT_CPU <<<

24 GC6_THM_DIS#_PCH <<<

21,24,62 WWAN_DB_DET# >>>

LAN CABLE

31 LOM_CABLE_DETECT# >>>

24,85 DGPU_PWROK >>>






66 IO_DB_DET#_GPPG5 <<<

>>> #OP_FHD_DET# 55

Strap pin:

| | |
|--------------------------|--|
| Port B / Port C Detected | Sampled at rising edge of PCH_PWROK |
| DDPB_CTRLDATA | 0 = Port B is not detected. ★ 1 = Port B is detected. |
| DDPC_CTRLDATA | 0 = Port C is not detected. ★ 1 = Port C is detected. |

These two signals have weak internal pull-down.






HDA_SYNC_CODEEC_R1908 1 33R2F-3-GP HDA_SYNC_CPU

R1920-R1921 need to close for merge prepare
HDA_BITCLK_CODEEC R1920 1 33R2F-3-GP HDA_BITCLK_CPU
HDA_SDOUT_CODEEC R1921 1 33R2F-3-GP HDA_SDOUT_CPU
ME_FWP_R R1909 1 33R2F-3-GP Do Not Stuff



Figure 3-2. RCOMP Recommendation for WHL U42 and CFL U43e - Part 2

| | SD_RCOMP_1P8 | SD_RCOMP_3P3 | EMMC_RCOMP | XCLK_BIASREF | CNV_WT_RCOMP | PCH_OPIRCOMP | PROC_POPIRCOMP |
|-------------------|-------------------|-------------------|-------------------|------------------|-------------------|--------------------|--------------------|
| Board Rterm (ohm) | 200Ω +/-1% to GND | 200Ω +/-1% to GND | 200Ω +/-1% to GND | 60Ω +/-1% to GND | 150Ω +/-1% to GND | 49.9Ω +/-1% to GND | 49.9Ω +/-1% to GND |
| Board Rdc (ohm) | <0.1 | <0.1 | <0.1 | <0.5 | <0.5 | <0.2 | <0.2 |
| SD3 | X | X | | | | | |
| EMMC | | | X | | | | |
| POPI | | | | | | X | X |
| XTAL | | | | X | | | |
| CNVi_DPHY | | | | | X | | |

BOLT L 0823



TPAD
Touch panel



17.4.1 Configurable GPIO Voltage

Except for all pads in GPIO F group and GPD group, all other GPIO pads support per-pad configurable voltage, which allows control selection of 1.8V or 3.3V for each pad. The configuration is done via soft straps.

Before soft straps are loaded, the default voltage of each pin depends on its default as input or output.




- Input: 1.8V level with 3.3V tolerant.
- Output: defaults to '0', except for the following GPIOs which defaults to '1' via a ~20K pull-up to 3.3V:
 - GPP_B0
 - GPP_B1
 - GPP_B11 / EXT_PWR_GATE#
 - GPP_B12 / SLP_S0#
 - GPP_H18 / CPU_C10_GATE#

A 1.8V device connected to these GPIOs must be capable of taking 20K pull-up to 3.3V.




Warning: GPIO pad voltage configuration must be set correctly depending on device connected to it; otherwise, damage to the PCH or the device may occur.

- Notes:**
 - GPIO F group supports 1.8V only.
 - GPD group supports 3.3V only.















Main Func = CPU




Main Func = CPU




Main Func = KBC



| | | |
|----------|---------------|-----|
| 18 | SPI_CS_CPU_N1 | >>> |
| 18 | SPI_CS_CPU_N0 | >>> |
| 15,18 | SPI_HOLD_CPU | <<< |
| 24 | RTORST_ON | <<< |
| 53 | 3V_5V_DSW_OK | <<< |
| 18,91 | SPI_SO_CPU | <<< |
| 15,18 | SPI_WP_CPU | <<< |
| 18,91 | SPI_CLK_CPU | >>> |
| 15,18,91 | SPI_SI_CPU | >>> |
| 15,20 | RTC_DET# | <<< |
| 24 | VCCDSW_ON | >>> |
| 17,40,45 | 3V_5V_POK | >>> |


[illegible][illegible]

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.




Add RTC Gen 9 reset circuit_20170726

BOLT L 0623




Main Func = Audio



(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|------------------------------------|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title (Reserved) | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 28 of | 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number
BOLT WHL

Rev
A00


Date: Thursday, December 27, 2018

Sheet 30 of 105


Main Func = LAN

LAN TransFormer (10/100/1000M & 10/100M co-lay)

MDI




24,64 SYS_LED_MASK# >>>




LED


Green LED Status:
Blinking:Data transmit (10/100/1000)
Always Turn On: Network Connection exist
Turn Off: No network connection exist



TEST PAD



ESD



(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|-----------------------------------|-----------------|---|--------|
| DELL | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Card Reader Re-driver | | | |
| Size | Document Number | | Rev |
| A2 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | | |
| Sheet | | 32 | of 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB2.0 CONN

Size

Document Number

BOLT WHL

Rev

A00

Date: Thursday, December 27, 2018


Sheet 34 of 105

Main Func = USB 3.0


USB Power Switch Enable

24.66 USB_ENF >>> _____
16.36 USB_OCDF >>> _____

USB Power Switch



USB Power Sharing



3.1 阻值範圍: $\geq 1\Omega$ & 0Ω

| 型別 | 電壓 規格 | 電流 規格 | 電阻 規格 | T.C.R (ppm/°C) | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | JUMPER (0Ω) 跳線 | JUMPER (0Ω) 跳線 |
|-----------------|-----------|----------|----------|-------------------|---------------------|----------------------------|----------------------------|----------------------------|----------------------|----------------------|
| 型別 | 電壓 規格 | 電流 規格 | 電阻 規格 | T.C.R (ppm/°C) | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | 阻值範圍 E-24 ~ E-96 | JUMPER (0Ω) 跳線 | JUMPER (0Ω) 跳線 |
| RT711 (0241) | 1-W 2V | 25V | 50V | <200 | — | 10 μ R < 10 Ω | 10 μ R < 10 Ω | 10 μ R < 10 Ω | 0.5A | 50mΩ |
| RT712 (0402) | 1-W 1V | 50V | 100V | <200 | — | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 1A | 50mΩ |
| RT713 (0402) | 1-W 1V | 75V | 150V | <200 | — | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 2A | 50mΩ |
| RT714 (0402) | 1-W 1V | 150V | 300V | <200 | — | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 100 μ R < 100 Ω | 2A | 50mΩ |


USB2.0 from USB Charger

36 USB3_CHAR_N <<> _____
36 USB3_CHAR_P <<> _____


USB3.1

16 USB3_USB31_TX_P >>> _____
16 USB3_USB31_TX_N >>> _____
16 USB3_USB31_RX_P <<< _____
16 USB3_USB31_RX_N <<< _____

CMC



USB-A Connector
USB3.1 Port 1




USB2.0

16 USB4_USB20_N <<> _____
16 USB4_USB20_P <<> _____


USB3.1

16 USB4_USB31_TX_P >>> _____
16 USB4_USB31_TX_N >>> _____
16 USB4_USB31_RX_P <<< _____
16 USB4_USB31_RX_N <<< _____


CMC




USB-A Connector
USB3.1 Port 2



ESD FOR PORT1



ESD FOR PORT2




Main Func = USB Charger

2018.03.24

USB Charger Port1

2018.10.21



35 USB3_CHAR_P <<<=====
35 USB3_CHAR_N <<<=====
16 USB3_USB20_P <<<=====
16 USB3_USB20_N <<<=====

24 USB_POWERSHARE_VBUS_EN >>>=====
24 USB_PWR_SHR_EN_L# >>>=====
16,35 USB_OC0# <<<=====


| Device Control Pins | | | | |
|---------------------|----------------------|------|------|----------|
| | CTL1 (EC control) | CTL2 | CTL3 | ILIM_SEL |
| CDP | 1 | 1 | 1 | 1 |
| DCP Auto | 0 | 1 | 1 | X |

The following equation programs the typical current limit:

$$I_{OS_vp} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$

R_{ILIM,XX} corresponds to either R_{ILIM_HI} or R_{ILIM_LO} as appropriate.

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB Charger**

| | | |
|-----------------------------------|----------------------------------|-----------------|
| Size: Custom | Document Number: BOLT WHL | Rev: A00 |
| Date: Thursday, December 27, 2018 | | Sheet 36 of 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|-----------------------------|---|-----------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| USB3.0 PORT | | | |
| Size | Document Number | | Rev |
| A4 | BOLT WHL | | A00 |
| Date: | Thursday, December 27, 2018 | | Sheet 37 of 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT.L 0823



| | | | | |
|-----------------------------------|-----------------|-------|-----------------------|--------|
| Title | | | USB3.1 GEN-2 Redriver | |
| Size | Document Number | Rev | | |
| A2 | BOLT WHL | A00 | | |
| Date: Thursday, December 27, 2018 | | Sheet | 38 | of 105 |


(Blanking)

www.teknisi-indonesia.com


BOLT L 0823

| | | | |
|---|-----------------|---|-----|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (RSVD) | | | |
| Size | Document Number | | Rev |
| A2 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | | |
| Sheet 39 of 105 | | | |

3D3V S0/5V S0



ROSA Run Power



3D3V_S0/LAN POWER





Table 4. Rise Time Values


| CT (PT) | RISE TIME (μs) 10% - 90%, $C_L = 0.1 \text{ pF}$, $C_M = 1 \text{ pF}$, $R_L = 10 \text{ k}\Omega$ | | | | | | | |
|---------|---|-------|-------|-------|-------|-------|-------|-------|
| | 5 V | 3.3 V | 1.8 V | 1.5 V | 1.2 V | 1.0 V | 0.9 V | 0.6 V |
| 0 | 149 | 112 | 77 | 70 | 60 | 56 | 42 | |
| 220 | 548 | 388 | 236 | 206 | 173 | 154 | 103 | |
| 470 | 968 | 673 | 401 | 342 | 289 | 236 | 169 | |
| 1000 | 1768 | 1220 | 711 | 608 | 505 | 445 | 286 | |
| 2200 | 3516 | 2678 | 1354 | 1157 | 937 | 849 | 527 | |
| 4700 | 8040 | 5477 | 3179 | 2691 | 2236 | 1964 | 1240 | |
| 10000 | 16520 | 11150 | 6410 | 5430 | 4430 | 3933 | 2520 | |

(1) TYPICAL VALUES at 25°C, $V_{BIAS} = 5\text{ V}$, 25 V X7R 10% CERAMIC CAP

Power Good




VCCIO and VCCSTG



VCCSPLL_OC


VCCST/VCCPLL



(Blanking)

www.teknisi-indonesia.com


BOLT L 0823

| | | | |
|---|------------------------------------|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Sequence (Modern Standby) | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 41 of | 105 |


(Blanking)

www.teknisi-indonesia.com


BOLT L 0823

| | | | |
|---|------------------------------------|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Connected_Standby(2/2) | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 42 of | 105 |

Main Func = ADT Input





Main Func = Barrel Adapter Piug-in Detect



Main Func = M-BAT Input





Batt Connector



ISL95522 Hybrid Charger

Default ISL9538 Buck-Boost Charger

OFF PAGE



BOM Change List

| Part No. | Part Name | Part Description | Part Quantity | Part Unit | Part Price | Part Status | Part Date | Part Author | Part Reviewer | Part Approver | Part Comments |
|----------|-----------|--------------------|---------------|-----------|------------|-------------|------------|-------------|---------------|---------------|---------------|
| 1 | ISL9538 | Buck-Boost Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 2 | ISL95522 | Hybrid Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 3 | ISL9538 | Buck-Boost Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 4 | ISL95522 | Hybrid Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 5 | ISL9538 | Buck-Boost Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 6 | ISL95522 | Hybrid Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 7 | ISL9538 | Buck-Boost Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 8 | ISL95522 | Hybrid Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 9 | ISL9538 | Buck-Boost Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |
| 10 | ISL95522 | Hybrid Charger | 1 | PCB | 1.00 | Active | 2018-10-25 | John Doe | Jane Smith | John Doe | Initial BOM |

ISL9538

TABLE 33. PROG PIN PROGRAMMING OPTIONS

| PROG PIN | MIN | MAX | CELL # | DEFAULT SWITCHING FREQUENCY | Default Switching Frequency | Default Actual R _{DS(on)} |
|----------|-----|-----|--------|-----------------------------|-----------------------------|------------------------------------|
| 0 | 0 | 0 | 1 | 750kHz | No | 0.475 |
| 8,45 | 0 | 0 | 1 | 750kHz | No | 1.5 |
| 14,7 | 0 | 0 | 1 | 1MHz | No | 1.5 |
| 20,0 | 0 | 0 | 1 | 1MHz | No | 0.475 |
| 28,0 | 0 | 0 | 1 | 750kHz | Yes | 0.475 |
| 35,7 | 0 | 0 | 1 | 750kHz | Yes | 1.5 |
| 43,2 | 0 | 0 | 1 | 750kHz | Yes | 1.5 |
| 52,3 | 0 | 0 | 1 | 750kHz | Yes | 0.475 |
| 61,9 | 0 | 0 | 1 | 1MHz | No | 0.475 |
| 71,5 | 0 | 0 | 1 | 1MHz | No | 1.5 |
| 82,0 | 0 | 0 | 1 | 750kHz | No | 1.5 |
| 93,1 | 0 | 0 | 1 | 750kHz | No | 0.475 |
| 105 | 0 | 0 | 1 | 750kHz | No | 0.475 |
| 118 | 0 | 0 | 1 | 750kHz | No | 1.5 |
| 133 | 0 | 0 | 1 | 1MHz | No | 1.5 |
| 147 | 0 | 0 | 1 | 1MHz | No | 0.475 |
| 162 | 0 | 0 | 1 | 750kHz | Yes | 0.475 |
| 178 | 0 | 0 | 1 | 750kHz | Yes | 1.5 |
| 196 | 0 | 0 | 1 | 750kHz | No | 1.5 |
| 215 | 0 | 0 | 1 | 750kHz | Yes | 0.475 |
| 237 | 0 | 0 | 1 | 1MHz | No | 0.475 |
| 261 | 0 | 0 | 1 | 1MHz | No | 1.5 |
| 287 | 0 | 0 | 1 | 750kHz | No | 1.5 |
| 316 | 0 | 0 | 1 | 750kHz | No | 0.475 |
| 348 | 0 | 0 | 1 | 750kHz | No | 0.475 |

ISL95522

Table 34. Prog Pin Programming Options

| Prog-GND Resistance (Ω) | Charger Type | Current Sense Resistor Value | Default # of Battery Cells in Series |
|----------------------------|--------------|---|--------------------------------------|
| Typ (1% Standard Resistor) | WDC | R _{CS} (R _{CS} > 2.1 R _{CS} = 10mΩ R _{CS} = 5mΩ R _{CS} = 20mΩ R _{CS} = 10mΩ | 3 4 2 |
| 22.6 | | | |
| 38.3 | | | |
| 69.8 | | | |
| 99.8 | | | |
| 102 | | | |
| 150 | | | |
| 160 | | | |
| 182 | | | |
| 215 | | | |
| 237 | | | |
| 265 | | | |
| | HPB | R _{CS} (R _{CS} > 2.1 R _{CS} = 10mΩ R _{CS} = 5mΩ R _{CS} = 20mΩ R _{CS} = 10mΩ | 3 4 2 4 3 |

48 PWR_VCCGT_BEN1 >>>
48 PWR_VCCGT_BEN2 >>>

| | U22 | U42 | |
|--------|-----------------------|-------------------------|------------|
| PC4614 | 330p (78.33124.2FLDL) | 470p (78.47124.2FLDL) | |
| PC4618 | 1Kp (78.10224.2FLDL) | 470p (78.47124.2FLDL) | |
| PC4625 | DY | 0.022u (78.22321.2FLDL) | 2017/08/25 |
| PC4626 | DY | 0.022u (78.22321.2FLDL) | |
| PR4669 | DY | DY | 2017/02/21 |
| PR4670 | 1K (64.10015.6DL) | DY | |
| PR4642 | 357 (64.35705.6DL) | 523 (64.52305.6DL) | 2018/04/27 |
| PC4630 | 47nF (078.47322.02PD) | 47nF (078.47322.02PD) | |
| PC4628 | 22nF (78.22321.2FLDL) | 22nF (78.22321.2FLDL) | |
| PC4654 | 22nF (78.22321.2FLDL) | 22nF (78.22321.2FLDL) | 2018/08/06 |
| PC4653 | DY | 47nF (078.47322.02PD) | |
| PR4633 | 1.54K (44.15415.6DL) | 2.55K (64.25515.6DL) | |
| PR4608 | 90.9K (64.90925.6DL) | 100K (64.10035.6DL) | 2018/04/27 |

WHL U42_15W
VCORE Icc(max)=70A TDC=48 A
VCCGT Icc(max)=31A TDC=18 A
VCCSA Icc(max)=6A TDC=4A

```

46 PWR_VCORE_PWM      ~~~~
46 PWR_VCORE_FCCM#    ~~~~
46 PWR_VCORE_ISUMP     ~~~~
46 PWR_VCORE_ISUMN     ~~~~

```

DCBOUT_VCORE

PWR_DCBOUT_VCORE

PL4702

HCB0212T-300T5A-GP-U

68.00216.191

68.00216.191

077-23361.001

077-53361.0021

For acoustic noise

PWR_DCBOUT_VCORE


PL4702

HCB0212T-300T5A-GP-U


077-23361.001

077-53361.0021

2018.08.16



Main Func = CPU CORE



BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **NCP81382MN CPU VCCGT(3/3)**

| | | |
|------------|------------------------------------|----------|
| Size A2 | Document Number BOLT WHL | Rev A |
|------------|------------------------------------|----------|

Date: Thursday, December 27, 2018 Sheet 48 of 106

Date: Thursday, December 27, 2018 Sheet 46 of 106

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **NCP81210MN_CPU_VCCGTUS**

| | | |
|------------|------------------------------------|-------------------|
| Size A4 | Document Number BOLT WHL | Rev A00 |
|------------|------------------------------------|-------------------|

Date: Thursday, December 27, 2018 Sheet 49 of 106


Main FUNC = CPU_CORE

46 PWR_VCCSA_PWM
46 PWR_VCCSA_FCCM
46 PWR_VCCSA_ISUMP
46 PWR_VCCSA_ISUMN





BOLT L 0823

| | | | |
|--|----------------------------------|----------------------------|--------|
| DELL | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | |
| Title: VCCSA | | | |
| Size: A3 | Document Number: BOLT WHL | Rev: A00 | |
| Date: Thursday, December 27, 2018 | | Sheet: 50 | of 106 |



40 1D05V_SS_PWRGD <<<<
53 PWR_1D0V_PG >>>>

AOZ2262 for 1D05V




www.teknisi-indonesia.com

BOLT L 0823

Main Func = 1D8V

Icc(max)=0.902A
Icc=0.632A
OCP>3A

52 PWR_1D8V_PC <<< _____
25 3V_5V_DSW_OK >>> 2 PR5308 1 PWR_1D8V_EN
Do Not Stuff
2018.10.21




BOLT L 0823

| | | | |
|-----------------------------------|------------------------------------|---|-------------------|
| DELL | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title 1D8V | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 53 | of 106 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.

Title

(Reserved)

Rev

Size

Document Number

Rev

Custom

BOLT WHL


A00

Date: Thursday, December 27, 2018




Sheet 54 of 105

Main Func = LCD

INVERTER POWER




LCDVDD




Main Func = CAMERA

IR LED POWER





PANEL PWRGD CIRCUIT





Main Func = Touch panel


TOUCH PANEL POWER



Main Func = CRT



BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT

Size
A4

Document Number
BOLT WHL







Rev
A00

Date: Thursday, December 27, 2018

Sheet 56 of 105

4 HDMI_DDI_TX_N0 >>>
 4 HDMI_DDI_TX_P0 >>>
 4 HDMI_DDI_TX_N1 >>>
 4 HDMI_DDI_TX_P1 >>>
 4 HDMI_DDI_TX_N2 >>>
 4 HDMI_DDI_TX_P2 >>>
 4 HDMI_DDI_TX_N3 >>>
 4 HDMI_DDI_TX_P3 >>>
 4 CPU_DP1_HPD <<<


4.88 CPU_DP1_CTRL_CLK <<<
 4 CPU_DP1_CTRL_DATA <<<




R01.1.0023

Main Func = DP Demux



CPU DP to DP De-MUX



FOR Type C





FOR VGA




FOR Type C

FOR VGA

For AUX



| | | |
|----|-----|---|
| SW | I/O | Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O |
| | | For Control Switching Mode (CFG0 = L): |
| | | SW = L: Port1 is selected (default) |
| | | SW = H: Port2 is selected |
| | | For Automatic Switching Mode (CFG0 = H): |
| | | SW = L: Port1 has higher priority when both ports are plugged (default) |
| | | SW = H: Port2 has higher priority when both ports are plugged |
| | | Overwritten by I2C register in I2C Control Mode |



(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|-----------------|--|--------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Main Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | (Reserved) | |
| Size | Document Number | | Rev |
| A2 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | Sheet 50 | of 105 |

```

16 HDD_SATA_TX_P11 >>> _____
16 HDD_SATA_TX_N11 >>> _____
16 HDD_SATA_RX_P14 >>> _____
16 HDD_SATA_RX_N14 >>> _____

70 FFS_INT2_Q >>> _____
16 HDD_DEVS LP >>> _____

18,20 HDD_DET# <<< _____

```

2018.08.08

| | | | | |
|-----------------|-------|---|-------------------|--------------------|
| HDD_SATA_TX_P11 | C8028 | 1 | SCD0125V2KX-3DLGP | HDD2_SATA_TX_CON_P |
| HDD_SATA_TX_N11 | C8029 | 1 | SCD0125V2KX-3DLGP | HDD2_SATA_TX_CON_N |
| HDD_SATA_RX_N11 | C8030 | 1 | SCD0125V2KX-3DLGP | HDD2_SATA_RX_CON_N |
| HDD_SATA_RX_P11 | C8031 | 1 | SCD0125V2KX-3DLGP | HDD2_SATA_RX_CON_P |

Layout Note:
Place near HDD2

Close to HDD1

ED6001


8 3 1 10 2 4 9 7 5 6

HDD_SATA_TX_P11 HDD_SATA_TX_N11 HDD_SATA_RX_N11 HDD_SATA_RX_P11

0628 change to common part

[illegible]

2018.06.29



```


16 ODD_SATA_TX_N12 >>>
16 ODD_SATA_TX_P12 >>>

16 ODD_SATA_RX_P12 <<<
16 ODD_SATA_RX_N12 <<<

16 SATA1_ODD_PRSENT# >>>

```

The schematic diagram illustrates the power supply section of the ADXL345 breakout board. It features a 5V_S0 input on the left, which is connected to a 1.8k resistor (R6003) and a 100nF capacitor (C6018). The output of this network is connected to a 5V_ODD_S0 input on the right, which is also connected to a 100nF capacitor (C6019). The capacitors are labeled 'Do Not Stuff' and '00D'. A date stamp '2018.10.21' is visible in the center of the diagram.



| | | | | |
|-------------------|---|---|----------|--------------|
| ODD_SATA_TX_CON_P | 1 | ⊖ | AFTP6001 | Do Not Stuff |
| ODD_SATA_TX_CON_N | 1 | ⊕ | AFTP6002 | Do Not Stuff |
| ODD_SATA_RX_CON_N | 1 | ⊖ | AFTP6003 | Do Not Stuff |
| ODD_SATA_RX_CON_P | 1 | ⊕ | AFTP6004 | Do Not Stuff |
| SATA_ODD_PRSNT#_R | 1 | ⊖ | AFTP6005 | Do Not Stuff |
| 5V_ODD_S0 | 1 | ⊕ | AFTP6006 | Do Not Stuff |

Main FUNC = WLAN

BT

21 BLUETOOTH_EN >>>
16 BT_USB20_N >>>
16 BT_USB20_P >>>

WLAN

18 CLK_PCIE_WLAN_REG# >>>
18 WLAN_CLK_CPU_N >>>
18 WLAN_CLK_CPU_P >>>
16 WLAN_PCIE_RX_N10 >>>
16 WLAN_PCIE_RX_P10 >>>
16 WLAN_PCIE_TX_N10 >>>
16 WLAN_PCIE_TX_P10 >>>



CNVI

19 BT_PCMFRM_RSTN >>>
19 BT_PCMOUT_CLKREQ0 >>>
18 PULSAR_38P4M_REFCLK >>>
20 CNV_RGI_RSP >>>
15,20 CNV_RGI_DT_R >>>
20 CNV_BRI_RSP >>>
20 CNV_BRI_DT_R >>>
21 CNV_WT_CLK_DP >>>
21 CNV_WT_CLK_DN >>>
21 CNV_WT_DP0 >>>
21 CNV_WT_DN0 >>>
21 CNV_WT_DP1 >>>
21 CNV_WT_DN1 >>>
21 CNV_WR_CLK_DP >>>
21 CNV_WR_CLK_DN >>>
21 CNV_WR_DP0 >>>
21 CNV_WR_DN0 >>>
21 CNV_WR_DP1 >>>
21 CNV_WR_DN1 >>>

Others

18,24 SUS_CLK >>>
4 CNV_EN# >>>
17,24 AUX_EN_WOVL >>>
17,18,24 J03_PCIE_WAKE# <<<
21 WIFI_RF_EN >>>
17,26,31,62,63,76,91 PLTRST#_CPU >>>

3D3V_WLAN 1 AFTP6113
PLTRST#_CPU 1 AFTP6108
BLUETOOTH_EN 1 AFTP6112
WIFI_RF_EN 1 AFTP6110
CLK_PCIE_WLAN_REG# 1 AFTP6109
BT_USB20_CON_N 1 AFTP6111
BT_USB20_CON_P 1 AFTP6114
J03_PCIE_WAKE# 1 AFTP6115



| CPU | | WLAN |
|-----------------|-------|--------------|
| GPP_F8_RXD | COEX1 | UART TXD |
| GPP_F9_TXD | COEX2 | UART RXD |
| GPP_F0_BLANKING | COEX3 | STANDARD PIN |

BOLT L 0823



Main FUNC = WWAN

19,21,24 WWAN_DB_DET# <<<_____

24 INT#_ITE8010 <<<_____

24 CLK_ITE8010 <<<_____

24 DAT_ITE8010 <<<_____

WWAN

16 WWAN_PCIE_RX_N <<<_____

16 WWAN_PCIE_RX_P <<<_____

16 WWAN_PCIE_TX_N <<<_____

16 WWAN_PCIE_TX_P <<<_____

18 WWAN_CLKREQ_CPU_N <<<_____

18 WWAN_PCIE_CLK_P <<<_____

18 WWAN_PCIE_CLK_N <<<_____

16 WWAN_USB20_N <<<_____


16 WWAN_USB20_P <<<_____

17,26,31,61,63,76,91 PLTRST#_CPU >>>_____

_____>>> WWAN_FULL_PWR_EN_R 20

_____>> WWAN_BB_RST# 21

_____>>> WWAN_GPIO_PERST# 20



BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-----------------------------------|-----------------|-------|------|--------|
| Title | | | WWAN | |
| Size | Document Number | | | Rev |
| Custom | BOLT WHL | | | A00 |
| Date: Thursday, December 27, 2018 | | Sheet | 62 | of 105 |

NONE FINGER PRINT 才會上件

Power button


2018.10.31

PCB layout for the Power button area, showing various components and their connections. The layout includes a power button (G6402), a power LED (G6405), a power LED driver (G6401), and a power LED (G6403). It also shows a power button (G6402) and a power LED (G6403). The layout is labeled "Power button" and includes a date stamp "2018.10.31".

Low actived from KBC GPIO

[illegible]

SATA HDD LED
LOW actived from PCH GPIO



3.3V 0.5

PCH_RSMRST#

EC_D_IN#B

HV_ACAV_IN

D6405

Do Not Stuff

Do Not Stuff

3.3V

R6404

Do Not Stuff

DY

BOLT-L

B

Q6407_B

Q6407_C

CHG_AMBER_LED_O

R6405

Do Not Stuff

DY

Q6407

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

BOLT L 0823



| | | | | | | | |
|--------|-----------------------------|--|--|-----------------------------------|----|----|-----------|
| Title | | | | LED Board&Power Button | | | |
| Size | Document Number | | | | | | Rev |
| Custom | BOLT WHL | | | | | | A0 |
| Date: | Thursday, December 27, 2018 | | | Sheet | 64 | of | 106 |

```

24 CAP_LED#_R >>> _____
24 KSQ[0..7] >>> _____
24 KSQ[0..16] <<< _____
20 KB_DET# <<< _____
KB_LED_BI_DET <<< _____
24 KB_LED_PWM >>> _____

```

[illegible][illegible][illegible]

24 TP_EN# >>> _____

24 CLK_TP_SIO <<< _____
24 DAT_TP_SIO <<< _____

I2C0_SCL_TCH_PAD <<< _____
I2C0_SDA_TCH_PAD <<< _____

24 TP_WAKE_KBC# <<< _____
24 PTP_DIS# >>> _____

[illegible][illegible]

TP side has pull high

TP_VDD

TP_WAKE_KBC#

R511

10KR2J-3-GR

TP_WKAF

The diagram illustrates the electrical connections for the Precision Touch Pad Connector. It shows the touch pad's internal components, including TP_VDD, TP1, and various signal lines (I2C1_SDA_R, I2C1_SCL_R, TP_WAKE_KBC#, TPDATA_C, TPCLOCK_C, and PTP_DISE). These are connected to the AFT9631 controller, which is shown with its own TP_VDD, TP1, and signal lines. The AFT9631 is also connected to the ACES-CONB-66-9P connector, which is labeled with the part number 020.K0151.0008 and the revision ZND=020.K0255.0000.


| Pin number | Pin name |
|------------|----------|
| 1 | VDD |
| 2 | DAT(I2C) |
| 3 | CLK(I2C) |
| 4 | GND |
| 5 | ATTN |
| 6 | GPIO |
| 7 | DAT(PS2) |
| 8 | CLK(PS2) |

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | | | |
|--------------------------------|------------------------------------|-------------------|--------|
| Title | | | |
| Key Board&Touch Pad | | | |
| Size A2 | Document Number BOLT WHL | Rev A00 | |
| Date | Thursday, December 27, 2018 | Sheet 65 | of 105 |

Main Func = IO Connector


USB 2.0







USB2.0 CARD



USB2.0 CARD



USB2.0 Card Reader SD3.0



USB OC



USB Switch Enable



BOLT L 0823

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**

| | | |
|--------|-----------------------------|-----------------|
| Size | Document Number | Rev |
| Custom | BOLT WHL | A00 |
| Date: | Thursday, December 27, 2018 | Sheet 66 of 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BOLT WHL

Rev

A00

Date: Thursday, December 27, 2018

Sheet 67 of 105



Main Func = Debug

18,24 ESPI_CLK
18,24 ESPI_RESET#
18,24 ESPI_CS#

24 HOST_DEBUG_TX
20 UART_2_CTXD_DRXD
20 UART_2_CRXD_DTXD

18,24 ESPI_IO[3..0]
ESPI_IO3
ESPI_IO1
ESPI_IO2
ESPI_IO0

24 ME_FWP
19 ME_FWP_R



MESW1_B
ME_FWP_R
ME_FWP

AFTP6801 Do Not Stuff
AFTP6802 Do Not Stuff
AFTP6803 Do Not Stuff

BOLT L 0823



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

BOLT WHL

Rev

A00

Date: Thursday, December 27, 2018

Sheet 68 of 106

www.teknisi-indonesia.com

(Blanking)

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

BOLT WHL

Rev

A00

Date: Thursday, December 27, 2018


Sheet 69 of 105

Main FUNC = TYPEC

From USB HOST



From DP Demux



From CCG4






From CCG4 to MUX & DP Demux




To Type-C CONNECTOR



USB HOST





| Channel | Parameter | Segment | Stackup | Via Count | Gen2 | |
|--------------|------------------|---------|-----------|-----------|-------------|---------------|
| | | | | | Length (mm) | Length (mils) |
| Pre-channel | Max Trace Length | B0 | MS/SL/DSL | 1 | Note#1* | Note#1* |
| | Max Trace Length | M1 | MS/SL/DSL | 1 | Note#1* | Note#1* |
| | Max Trace Length | M2-M3 | M5 | 0 | Note#1* | Note#1* |
| Post-channel | Max Trace Length | M4 + M5 | M5 | 1 | 7.6 | 300 |
| | Max Trace Length | M6-M7 | M5 | 0 | 7.6 | 300 |
| | Max Trace Length | M8 | M5 | 0 | 10.2 | 400 |



From EC



To Type-C CONNECTOR




| T03N1 FUNCTION TABLE | | | | | |
|----------------------|-------|-------|------|-------|--|
| ENA, ENB | OUT0A | OUTA1 | OUTB | OUTB1 | |
| 00 | HL2 | HL2 | HL2 | HL2 | |
| 01 | HL2 | HL2 | HL2 | HL2 | |
| 11 | - | - | HL2 | HL2 | |





| S4I, S4D, S4B, S4O | OUTA0 | OUTA1 | OUTB0 | OUTB1 |
|--------------------|-------|-------|-------|-------|
| 0010 | INA | - | INA | - |
| 1000 | INA | - | INA | - |
| 1010 | INA | - | INA | - |

| FLIP# | ENA | ENB | OUT_A0 | OUT_B0 |
|-------|-----|-----|--------|--------|
| 0 | 0 | 1 | X | USB |
| 0 | 1 | 1 | I2C | USB |
| 1 | 1 | 0 | USB | X |
| 1 | 1 | 1 | USB | I2C |

Power




TYPE C CONTROLLER



| CCG4 ID | R7212 | R7214 | 計算値 | 理論値 |
|---------|-------|----------------------|-------|-------|
| 0/8 | L0 | DY | 0 | 0 |
| 1/8 | L1 | 64.71535.06D1 (715K) | 0.123 | 0.125 |
| 2/8 | L2 | 64.30035.6DL (300K) | 0.25 | 0.25 |
| 3/8 | L3 | 64.20035.6DL (200K) | 0.375 | 0.375 |
| 4/8 | L4 | 64.10035.6DL (100K) | 0.5 | 0.5 |
| 5/8 | L5 | 64.12035.6DL (120K) | 0.625 | 0.625 |
| 6/8 | L6 | 64.22035.6DL (220K) | 0.728 | 0.75 |
| 7/8 | L7 | 64.10035.6DL (100K) | 0.877 | 0.875 |

| S.No | Project Name | ODM | CCG4 ID | Single/ Dual Port | Port 1 Configuration | Port 2 Configuration | Voltage level | Voltage value |
|------|--|---------|---------|-------------------|----------------------|----------------------|---------------|---------------|
| 1 | Bolt (VHL) Data Only with PS8743B Max | Wistron | L0 | Single | USB | N/A | 1.0 | 0V |
| 2 | Bolt (VHL) Data Only with TUSB546 Max | Wistron | L1 | Single | USB | N/A | 1.1 | 3.3V/8 |
| 3 | Bolt (CNL) Data Only with PS8743B Max | Wistron | L2 | Single | USB | N/A | 1.2 | 2 * 3.3V/8 |
| 4 | Bolt (CNL) Data Only with TUSB546 Max | Wistron | L3 | Single | USB | N/A | 1.3 | 3 * 3.3V/8 |
| 5 | Bolt (VHL) Full Feature with PS8743B Max | Wistron | L4 | Single | USB+DP+ PD Charging | N/A | 1.4 | 4 * 3.3V/8 |
| 6 | Bolt (VHL) Full Feature with TUSB546 Max | Wistron | L5 | Single | USB+DP+ PD Charging | N/A | 1.5 | 5 * 3.3V/8 |
| 7 | Bolt (CNL) Full Feature with PS8743B Max | Wistron | L6 | Single | USB+DP+ PD Charging | N/A | 1.6 | 6 * 3.3V/8 |
| 8 | Bolt (CNL) Full Feature with TUSB546 Max | Wistron | L7 | Single | USB+DP+ PD Charging | N/A | 1.7 | 7 * 3.3V/8 |

For Dead Battery modify



BOLT L 0023


Main FUNC = LPS

```

72 PD_VBUS_C_CTRL1 >>>_____
72,74 VBUS_P_CTRL >>>_____
24 TYPEC_DCIN1_EN# >>>_____
72 NXP3290_FO <<<_____
2,74 VBUS_P_CTRL >>>_____

```

4 VCCPD_VBUS_ACK >>



(Blanking)

BOLT L 0823

1.35V +/- 3%
4.88A





Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

| GPU Package Type | Capacitor Type | Footprint | Population | Location |
|-----------------------------|----------------|-----------|------------|----------|
| GB2B-64/ GB2-64 GDDR5 | 0.1 μ F | X7R 0402 | 2 | 2 |
| | 1 μ F | X7R 0603 | 2 | 2 |
| | 4.7 μ F | X6S 0603 | 2 | 2 |
| | 10 μ F | X5R 0805 | 1 | 1 |
| | 22 μ F | X5R 0805 | 1 | 1 |

Modify by change to GDDR5
Stanley Liao 2015-09-01




Note:
Reference NV-DDR5 CRB and DOH70 by GDDR5



Table 3-37. GPCPLL_AVDD0/1, LXS_PLLVDD, and FB_PLL_DLL_AVDD0/1 Power Rail Filter Combined

| GPU Package | PLL Rails | Capacitor Type | Footprint | Population | Location |
|-------------|--|-----------------------------------|-----------|------------|-----------|
| GB3B-256 | GPCPLL_AVDD0/1 + LXS_PLLVDD + FB_PLL_DLL_AVDD0/1 | 0.1 μ F X7R | 0402 | 5 | Under GPU |
| | | 22 μ F X5R | 0805 | 1 | Near GPU |
| Bead Type | | | | | |
| | | 30 Ω (ESR=0.010 Ω) | 0603 | 1 | Near GPU |

80LT1 0823

Main Func = dGPU






20170328, vendor suggest remove

20170206, N17 vendor recommendation

Frame Buffer Patition A-Lower Half









FBVREF Termination


| Type | FBVREF% | Voltage | GPU_GPIO10 |
|----------------|---------|---------|------------|
| Un-termination | 50% | 0.749V | High |
| Termination | 70% | 1.0617V | Low |




20170206, N17 vendor recommendation




Normal(MF=0)




Mirrored(MF=1)



20170112 layout swap request




20170112 layout swap request




BOLT.L 0823











Main FUNC = VRAM



Frame Buffer Partition A-Upper Half



| Type | FBVREF% | Voltage | GPU_GPIO10 |
|----------------|---------|---------|------------|
| Un-termination | 50% | 0.749V | High |
| Termination | 70% | 1.0617V | Low |



(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number

BOLT WHL

Rev

A00


Date: Thursday, December 27, 2018

Sheet 83 of 105



(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|-----------------------------|---|-----------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| GPU-VRAM7,8 (4/4) | | | |
| Size | Document Number | | Rev |
| A3 | BOLT WHL | | A00 |
| Date: | Thursday, December 27, 2018 | | Sheet 84 of 105 |


RT8812A/RT8816A For NVVDD



| Operation Phase Number | PS1 Voltage Setting |
|------------------------|---------------------|
| 1. Standby with DEM | 0.7V to 0.8V |
| 2. Standby with DEM | 0.7V to 0.8V |
| 3. Standby with DEM | 0.7V to 0.8V |
| 4. Standby with DEM | 0.7V to 0.8V |

Figure 8-8 GCS 3.1 Voltage Regulator Compensation Signal Connection

| Item | Location | N16 | N17 |
|------|----------|---------|---------|
| 1 | RT8812A | RT8812A | RT8812A |
| 2 | RT8812A | RT8812A | RT8812A |
| 3 | RT8812A | RT8812A | RT8812A |
| 4 | RT8812A | RT8812A | RT8812A |
| 5 | RT8812A | RT8812A | RT8812A |
| 6 | RT8812A | RT8812A | RT8812A |
| 7 | RT8812A | RT8812A | RT8812A |
| 8 | RT8812A | RT8812A | RT8812A |
| 9 | RT8812A | RT8812A | RT8812A |
| 10 | RT8812A | RT8812A | RT8812A |
| 11 | RT8812A | RT8812A | RT8812A |
| 12 | RT8812A | RT8812A | RT8812A |
| 13 | RT8812A | RT8812A | RT8812A |
| 14 | RT8812A | RT8812A | RT8812A |
| 15 | RT8812A | RT8812A | RT8812A |
| 16 | RT8812A | RT8812A | RT8812A |
| 17 | RT8812A | RT8812A | RT8812A |
| 18 | RT8812A | RT8812A | RT8812A |
| 19 | RT8812A | RT8812A | RT8812A |
| 20 | RT8812A | RT8812A | RT8812A |



VGA Power B

Rev. 1.0

1.8V_VGA_S0
1.8V_AON_S0

3D3V_S5
1D8V_S5

OPS_N165
OPS_N175

2018.08.20

OPSDPS_N165

5V_S5

180S1

VBIAS

CT1
CT2

12
10
13
14
8
9

VGA_CT_1 C8005 1
ACK_CT_2 C8005 1

OPSP
OPSP

SC4T0PSP0VCKVCKDELCP
SC4V0PSP0VCKVCKDELCP

1D8V_VGA_S0
1D8V_AON_S0

EN1
EN2

THERMAL_PAD

GP

1305090210-CP
074.00286.0093
1st + 074.22076.0091
2nd + 074.07115.0093

87.88 1D8V_MAIN_EN_R
87.88 1D8V_ACK_EN

OPSP
OPSP



2N625
2N626






OPSP
OPSP

1
1

C8003
C8003

SC2011L

[illegible][illegible]




BOLT L 0823

| | | | |
|---|-----------------------------|-----------------|--|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | Title | |
| | | Reserved | |
| Size A3 | Document Number BOLT WHL | Rev A00 | |
| Date: Thursday, December 27, 2018 | | Sheet 87 of 105 | |


20 DGPU_PWR_EN >>>
 85.86 1D35V_PGOOD >>>
 86.87 1D8V_AON_EN <<<
 79 1D8V_MAIN_EN >>>
 86.87 1D8V_MAIN_EN_R >>>
 85.87 PWR_VGA_NVVDD_EN <<<

86.87 1V_VGA_S0_EN <<<
 20.79 GC6_FB_EN <<<
 86.87 PWR_VGA_GDDR_EN <<<


① Turn ON/OFF 1V8_AON




⑤ Turn ON/OFF FBVDD





② Turn ON/OFF 1D8V_MAIN




③ Turn ON/OFF NVVDD



④ Turn ON/OFF PEX_VDD



Power-Down Sequence





BOLT L 0823

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hualien,
 Taipei Hualien 221, Taiwan, R.O.C.

| File | Document Number | Rev |
|-----------------------------------|-----------------|------------|
| | BOLT WHL | A00 |
| Date: Thursday, December 27, 2018 | Sheet 88 of 105 | |

Main Func = EMI & RF Capacitors








BOLT L 0823

| | | | |
|-----------------------------------|------------------------------------|---|-------------------|
| DELL | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Reserved | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 90 of | 105 |

Main Func = TPM

- 18,25 SPI_SO_CPU <<< _____
- 18,25 SPI_CLK_CPU >>> _____
- 15,18,25 SPI_SI_CPU >>> _____
- 18 SPI_CS_CPU_N2 <<< _____
- 17,26,31,61,62,63,76 PLTRST#_CPU >>> _____
- 17,40 SIO_SLP_S0# >>> _____
- 20 PIRQ# <<< _____
- 18 TPM_SPI_IRQ# <<< _____



| R9133/R9132/R9138 | | |
|-------------------|--------------|--------------|
| CPU TYPE | CNL(16M+8M) | WHL(16M) |
| Bolt_L(TPM) | 64.33R05.6DL | 64.49R95.6DL |
| Bolt (non TPM) | DY | DY |

BOLT L 0823

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File**TPM2.0**

Size
Custom

Document Number
BOLT WHL


Rev
A00

Date: Thursday, December 27, 2018Sheet 91 of 105

Main FUNC = FPR

FBR(Botton side finger Print Sensor)

16 FP1_USB20_N >>>
16 FP1_USB20_P >>>
17,40,51 SIO_SLP_S4# >>>
24,64 KBC_PWRBTN# >>>
24 FPR_SCAN# >>>
24,64 LID_CL_SIO# <<<



BOLT L 0823

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title (Reserved)Finger Print


Size Document Number Rev
Custom BOLT WHL A00

Date: Thursday, December 27, 2018 Sheet 92 of 106

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|-----------------|---|-----|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserved) | | | |
| Size | Document Number | | Rev |
| A3 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | Sheet 93 of | 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | | |
|-----------------------------------|-----------------|-------|------------|----|-----|
| Title | | | (Reserved) | | |
| Size | Document Number | | | | Rev |
| A3 | BOLT WHL | | | | A00 |
| Date: Thursday, December 27, 2018 | | Sheet | 94 | of | 105 |

(Blanking)

www.teknisi-indonesia.com


BOLT L 0823

| | | | |
|---|-----------------|---|-----------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| (Reserved) | | | |
| Size | Document Number | | Rev |
| A3 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | Sheet | 95 of 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|------------------------------------|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title (Reserved) | | | |
| Size A4 | Document Number BOLT WHL | | Rev A00 |
| Date: Thursday, December 27, 2018 | | Sheet 96 of | 105 |

(Blanking)

www.teknisi-indonesia.com

BOLT L 0823



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS_Switch

Size
A4

Document Number

BOLT WHL

Rev

A00


Date: Thursday, December 27, 2018

Sheet 97 of 105

(Blanking)

www.teknisi-indonesia.com


BOLT L 0823

| | | | |
|---|-----------------------------|---|-----------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Firmware SW | | | |
| Size | Document Number | | Rev |
| A4 | BOLT WHL | | A00 |
| Date: | Thursday, December 27, 2018 | | Sheet 98 of 105 |


(Blanking)

www.teknisi-indonesia.com

BOLT L 0823

| | | | |
|---|-----------------|---|-----|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| CPU XDP:PCH XDP | | | |
| Size | Document Number | | Rev |
| A2 | BOLT WHL | | A00 |
| Date: Thursday, December 27, 2018 | | | |
| Sheet 99 of 105 | | | |

CLK Block Diagram





[illegible]

DELL

Sheet 101 of 105


PCH SMBus Block Diagram

KBC SMBus Block Diagram



www.teknisi-indonesia.com

Thermal Block Diagram



Audio Block Diagram

